

Fig. 1

000001 2406260




Fig. 2

001034 2206260




Fig. 3




Fig. 4

```

graph TD
    A[Write data to PCI bus by information process kernel] --> B[Map address on PCI bus to internal bus of board by address mapping register]
    B --> C[Request for internal bus]
    C --> D{Is internal bus idle?}
    D -- No --> C
    D -- Yes --> E[Store data into dual-ported RAM]
    E --> F[Read data from memory unit and obtain from the data channel number of field terminal to be transmitted to by CPLD]
    F --> G[Transmit data to corresponding EI channel]
    G --> H[Complete the transmission]
  
```

-5-




Fig. 6




Fig. 7a




Fig. 7b



U6

DUAL PORT RAMP

Pinout details for U6 (74LS163):

- Pin 1: GND
- Pin 2: \overline{A}
- Pin 3: \overline{B}
- Pin 4: \overline{C}
- Pin 5: \overline{D}
- Pin 6: \overline{A}
- Pin 7: \overline{B}
- Pin 8: \overline{C}
- Pin 9: \overline{D}
- Pin 10: \overline{A}
- Pin 11: \overline{B}
- Pin 12: \overline{C}
- Pin 13: \overline{D}
- Pin 14: \overline{A}
- Pin 15: \overline{B}
- Pin 16: VCC
- Pin 17: \overline{A}
- Pin 18: \overline{B}
- Pin 19: \overline{C}
- Pin 20: \overline{D}
- Pin 21: \overline{A}
- Pin 22: \overline{B}
- Pin 23: \overline{C}
- Pin 24: \overline{D}
- Pin 25: GND

Fig. 7c






Fig. 8




Fig. 9

